Founded in 2003, Nannor Technologies, Inc. is a startup EDA company to address physical design challenges in 65nm and below.

The company provides an automatic layout fix solution which enable IC designers to improve layout effectively and efficiently for varies of targets, including DRC violation fix, DFM layout optimization and etc.

Nannor Technologies, Inc. is privately funded and fully based in Silicon Valley, California.